Hardware Forge

Crafting the revolution of semiconductors

a research group from the Politecnico di Milano

News

DDECS Acceptance

18 March 2025
Our paper has been accepted for publication and presentation at the Design and Diagnostics of Electronic Circuits and Systems (DDECS) conference.

RESCUER - 2025: Paper Notifications Sent!

10 April 2025
We are pleased to announce that the RESCUER 2025 workshop (29-30 May, 2025, Tallinn, Estonia) is officially confirmed! All notification emails regarding paper acceptances have been sent. We look forward to welcoming the authors and participants to Tallinn for exciting discussions on REliable and SeCUre RISC-V architectures. For more information, please visit RESCUER 2025.

RISC-V in Space 2025

15 March 2025
We are thrilled to announce that our research paper has been accepted for presentation at the RISC-V in Space 2025 workshop! We will be showcasing our latest work on advanced RISC-V architecture security analysis for space applications.

RESCUER - 2025

03 February 2025
We are organizing RESCUER: The first workshop on REliable and SeCUrE RISC-V architectures (29-30 May, 2025, Tallinn, Estonia) RESCUER 2025

Design of Hardware Accelerators kickoff

20 February 2025
The Hardware Accelerator course at Polimi has kicked off featuring for the first time hands-on laboratory lessons.

ITASEC - 2025

03 February 2025
We will be presenting at ITASEC 2025 a preview of our next work, submitted at Journal.

DFT - 2024

08 October 2024
We will be presenting at DFT 2024 our paper tilted "An experimental comparison of RISC-V processors: performance, power, area and security".



© Hardware Forge, 2025